[1] Catania, V., Mineo, A., Monteleone, S., Palesi, M., Patti, D.: (Italy) Noxim: an open, extensible and cycle-accurate network-on-chip simulator. In: 2015 IEEE International Conference on Application-Specific System, Architectures and Processors, pp. 27–29, Toronto, Canada, July 2015

[2] NOXIM: Open Source. https://github.com/davidepatti/noxim

[3] Palesi, M., Daneshtalab, M.: Routing Algorithms in Network-On-Chip. Springer Science + Business Media, New York (2014)

[4] Chattopadhyay, S.: A survey on application mapping strategies for network-on-chip design. J. Syst. Archit. 59, 60–75 (2013)

[5] Xuan-Tu, T., et al.: Emerging Aspects in Electronic and Communication Enginerring, pp. 91–92. Vietnam National University Publisher, Hanoi (2013)

[6] ICTA2016: Open source. https://github.com/vnd2586/ICTA2016

[7] Singh, J.K., et al: Performance evaluation of different routing algorithms in network on chip. In: 2013 IEEE Asian Pacific Conference on Postgraduate Research in Microelectronics and Electronics (2013)

[8] Le Van, T.V., Tran, X.T.: Simulation and performance evaluation of a network-on-chip architecture based on systemC. In: Proceedings of the 5th International Conference on Advanced Technologies for Communication (ATC2012), pp. 170–175, Hanoi, October 2012

[9] Dang, N.K., Le Van, T.V., Tran, X.T.: FPGA implementation of a low latency and high throughput network-on-chip router architecture. In: Proceedings of the 2011 International Conference on Integrated Circuits and Devices in Vietnam (ICDV 2011), Hanoi, August 2011

[10] Le Van, T.V., Ngo, D.T., Tran, X.T.: A SystemC based simulation platform for network-on-chip architecture. In: Proceedings of the 2012 IEICE International Conference on Integrated Circuits and Devices in Vietnam (ICDV 2012), pp. 132–136, Danang, August 2012