0,75

Proposed Optimized Hardware Implementation for the S-box of the PRESENT Algorithm Using Combinational Logic Circuits

Tạp chí / Hội thảo: Journal of Science and Technology on Information security DOI: https://doi.org/10.54654/isj.v3i23.1070 Đơn vị: CNTT

Tác giả