[1] Archana, R., Jeevaraj, P.S.E.: Deep learning models for digital image processing: a review. Artif. Intell. Rev. 57, 11 (2024). https://doi.org/10.1007/s10462-023-10631-z

[2] Byerly, A., Kalganova, T., Ott, R.: The current state of the art in deep learning for image classification: a review. In: Arai, K. (eds) SAI 2022. LNNS, vol. 507, pp. 88–105. Springer, Cham (2022). https://doi.org/10.1007/978-3-031-10464-0_7

[3] Chen, L., Li, S., Bai, Q., Yang, J., Jiang, S., Miao, Y.: Review of image classification algorithms based on convolutional neural networks. Remote Sens. 13(22), 4712 (2021). https://doi.org/10.3390/rs13224712

[4] Mittal, S.: A survey of FPGA-based accelerators for convolutional neural networks. Neural Comput. Appl. 32, 1109–1139 (2020). https://doi.org/10.1007/s00521-018-3761-1

[5] Mo, Z., Luo, D., Wen, T., Cheng, Y., Li, X.: FPGA implementation for odor identification with depthwise separable convolutional neural network. Sensors. 21, 832 (2021). https://doi.org/10.3390/s21030832

[6] Liang, T., Glossner, J., Wang, L., Shi, S., Zhang, X.: Pruning and quantization for deep neural network acceleration: a survey. Neurocomputing 461, 370–403 (2021). https://doi.org/10.1016/j.neucom.2021.07.045. ISSN 0925-2312

[7] Ye, H.: Accelerating convolutional neural networks: exploring FPGA-based architectures and challenges. J. Phys. Conf. Ser. 2786, 012004 (2024). https://doi.org/10.1088/1742-6596/2786/1/012004

[8] Philip, N.M., Sivamangai, N.M.: Review of FPGA-based accelerators of deep convolutional neural networks. In: 2022 6th International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, India, pp. 183–189 (2022). https://doi.org/10.1109/ICDCS54290.2022.9780689

[9] Xiao, R., Shi, J., Zhang, C.: FPGA implementation of CNN for handwritten digit recognition, pp. 1128–1133 (2020). https://doi.org/10.1109/ITNEC48623.2020.9085002

[10] Cong, J., et al.: FPGA HLS today: successes, challenges, and opportunities. ACM Trans. Reconfigurable Technol. Syst. 15(4), 1–42 (2022). https://doi.org/10.1145/3530775. Article 51

[11] Azzaz, M.S., Maali, A., Kaibou, R., Kakouche, I., Mohamed, S., Hamil, H.: FPGA HW/SW codesign approach for real-time image processing using HLS, pp. 169–174 (2020). https://doi.org/10.1109/CCSSP49278.2020.9151686

[12] LeCun, Y., Cortes, C., Burges, C.J.C.: The MNIST database of handwritten digits. New York, USA (1998). http://yann.lecun.com/exdb/mnist/

[13] Yuan, Z., et al.: Benchmarking the reliability of post-training quantization: a particular focus on worst-case performance. ArXiv abs/2303.13003 (2023)

[14] Marques, J., Falcao, G., Alexandre, L.: Distributed learning of CNNs on heterogeneous CPU/GPU architectures. Appl. Artif. Intell. 32 (2017). https://doi.org/10.1080/08839514.2018.1508814

[15] Christe, A., Ayswarya, R., Vignesh, J.G.: Hardware-software co-design approach of AES algorithm using altium nano board. Int. J. Appl. Eng. Res. 10, 22425–22430 (2015)